With increasing integration density of three-dimensional ICs, temperature is one of the major concern of circuit design, which influences the performance and reliability. In this paper, the parasitic capacitance of tapered TSV (T-TSV) with respect of thermal properties is studied. The concept of the Temperature Coefficient of Capacitance (TCC) is proposed to model the sensitive of TSV capacitance to temperature. It is found that TSV capacitance is sensitive to temperature under high frequency application, and the MOS capacitance variation is the main reason for the change of TSV capacitance and the TCC increases with elevated temperature. Furthermore, the affection of TSV dimensions on TCC are discussed. It is shown that the TCC increases gradually as the TSV radius increases, while the thickness of dielectric layer is the opposite. The cylinder TSV is less thermal sensitive than tapered TSV. This paper provides basis for TSV design considering the temperature effect.
Introduction
For the past few years, three-dimensional ICs (3D ICs) are architectural innovations for integrated circuits which provide an effective solution for improving packing density, reducing power consumption and achieving faster speed [1, 2, 3, 4, 5] . In 3D ICs, through silicon via (TSV) is the core component which providing a interconnection among the stacking dies vertically. The electrical model in terms of parasitic resistance, capacitance and inductance are important because the circuit overall performances can be estimated by combing models. There are already many models (tapered, cylindrical, annular, and coaxial TSVs) have been proposed to model the TSV electrical characterization [6, 7, 8, 9, 10, 11] , however, most of the models did not consider the effect of temperature. Owing to the increasing integration density, a large amount of heat is generated during operating. Parasitic capacitance is one of the most important parasitic parameters of TSV under high frequency application. It is necessary to study the parasitic capacitance with varying temperature.
In previous works, the temperature impact on noise coupling of TSV and highspeed TSV channel has been presented in [12] . A semi-analytical model of the TSV capacitance for elevated operating temperatures has been derived and verified with electrical measurements in [13] . It is found that the capacitance has insignificant changes and the capacitance hysteresis decreases with elevated temperatures of TSVs with BCB-liners in [14] .
In this paper, the effect of temperature on T-TSV capacitance is studied. The concept of the TCC is proposed to model the sensitive of T-TSV capacitance to temperature. In addition, the TCC with various geometrical dimensions are analyzed.
Temperature coefficient of C tsv
The cross-section and bottom view of a T-TSV are illustrated in Fig. 1 , the TSV channel interconnects the top and bottle dies vertically. As shown in Fig. 1 , an insulating layer surrounds the TSV metal to avoid the signal flows from the TSV conductor to the silicon substrate. Due to the insulating layer, there is an insulating capacitance C die between TSV and substrate. In addition, a depletion capacitance C dep exists because the MOS (Metal-Oxide-Semiconductor) structure. The capacitance of TSV (C tsv ) is equivalent to parallel of C dep and C tsv . Therefore, the C tsv can be expressed by formula (1) . The C die and C dep are given by [15] , as shown in (2) and (3). Where α is the slope angle of the wall, h is the height of TSV, R tsv is the TSV bottom radius, t die is the thickness of dielectric layer, w dep is the depletion thickness. For high frequency signals, the minimum C tsv is desired for the circuit performance, thus the TSV should operate in the maximum depletion w max .
The expression of w max and n i are shown in (4) and (5). For silicon substrate, the energy band (E g ) can be regarded as a function of temperature, that is shown in (6) . For the temperature variation of 300 K to 500 K, E g is be fitted as a first order polynomial for T which is shown in (7) and Fig. 2 . The β is À2:94 Â 10 À4 and the E g ð0Þ is 1.21 eV. Thus the expression of n i can be written as formula (8) .
Considering the substrate p-doping concentration N a is 1:25 Â 10 15 cm −3 , the TSV radius R tsv is 5 µm, the height is 50 µm, the dielectric thickness t die is 0.1 µm, respectively. The minimum C tsv with the T-TSV angle from 70°to 90°are shown in Fig. 3 .
It can be seen that the temperature has significant impact on C tsv , which shows a tendency of increase as the temperature goes up. When the temperature increases from 300 K to 500 K, the C tsv increases from 0.457 pF to 0.691 pF for TSV angle is 70°, and from 0.294 pF to 0.35 pF for TSV angle is 80°. The increments are about 50% for all TSV geometrical dimensions.
Therefore, in order to model the sensitive of TSV capacitance to temperature, the concept of the TCC for a copper TSV is defined as (9-12). 
TCCðT
Where R die ¼ R TSV þ t die , the @w max =@T can be derived from (4):
Where the @n i =@T can be derived from (8):
3 Temperature affections on TCC For a fixed TSV geometrical dimension, it can be seen from formula (3) that the C dep depends on w dep , and the w dep has strong relationship with temperature from Eq. (4)- (8) . Submitting the R tsv is 5 µm, t die is 0.1 µm into Eq. (9)- (14) , the dependence of TCC on temperature are shown in Fig. 4 . It can be seen that the TCC increase gradually with elevated temperature. This can be explained by the following phenomenon. Under high frequency application, the TSV operates at w max , which leads to the fact that TSV capacitance mainly depends on C dep . With the temperature increasing, the intrinsic carrier density n i increases exponentially, therefore, the w max decided by Eq. (4) decreased sharply with elevated operating temperatures. The C dep capacitance in cylinder TSV likes the parallel plate capacitor which increases sharply as the w max decreases, the variation of @w max =@T is shown in Fig. 4 on right axis. Therefore, the TCC increases with the elevated temperature.
TSV dimensions affections on TCC
Eq. (2)-(3) indicated that the TSV dimensions have effect on calculation of TCC. In order to research the effect of TSV dimensions on TCC, we fixed the operating temperature at 400 K, the variation of TCC and @C tsv =@T with TSV radius ranging from 1 to 10 µm and fixed dielectric layer thickness of 0.1 µm are shown in Fig. 5 . It is shown that as the radius of TSV increase, the @C tsv =@T increases at a almost constant rate, the TCC increase rapidly at first and then beginning to stabilize when the radius of TSV is large enough. T-TSV degenerates to cylindrical TSV when α is 90°. It can be seen that the tapered TSV has obvious large TCC compared with cylindrical TSV. This suggests that the cylindrical TSV has more thermal stability. This is because, for the same radius and temperature, the increase of w dep is uniform for per unit temperature, and the equivalent surface area of the tapered TSV is larger than the cylinder one, while capacitance value is proportional to its surface area, thus the cylinder has better temperature stability. Furthermore, we analysis the impact of dielectric layer thickness on TCC. The variation of TCC and @C tsv =@T with dielectric layer thickness ranging from 0.05 to 0.2 µm and fixed TSV radius of 5 µm are shown in Fig. 6 and Fig. 7 . It can be seen that the TCC and @C tsv =@T decrease as the dielectric layer thickness increases. The TSV capacitance shows the same thermal stability tendency that cylindrical TSV is more stable. The discussion of TSV dimensions affections on TCC provides basis for TSV design considering the temperature effect.
Conclusion and perspectives
Since the thermal management is perceived to be one of the major bottlenecks for the 3-D ICs, this paper studied the temperature effect on capacitance of TSV in high frequency by exploiting the concept of the Temperature Coefficient of Capacitance (TCC). The TCC is derived from semiconductor physics equation and taken the MOS capacitance into account. Further more, the temperature and TSV dimensions affections on TCC are discussed. It is found that temperature is the main influence factor, the TCC increase as the temperature goes up. The TCC increases gradually with the TSV radius increases, while the impact of dielectric layer is the opposite. Through the comparison of tapered TSV capacitance with different slope wall angle, it is shown than the cylinder TSV has more thermal stability.
